



Retour sur la mise au point dans le projet

Sera mis en ligne dans la partie Projet



Code registre 1

```

entity Reg is
  Port ( D : in std_logic_vector(15 downto 0);
        Q : out std_logic_vector(15 downto 0);
        CLK,E,RST : in std_logic);
end Reg;
architecture Behavioral of Reg is
  Begin
  process (CLK,RST)
  begin
  IF (RST='1') THEN
  Q<=(others=>'0');
  ELSIF (CLK'event and CLK='1') then
  IF (E='1') THEN
  Q<=D;
  END IF;
  END IF;
  end process;
  end Behavioral;
  
```

Code registre 2

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Regfaux is
  Port ( E : in STD_LOGIC_VECTOR (15 downto 0);
        Q : out STD_LOGIC_VECTOR (15 downto 0);
        CLK : in STD_LOGIC;
        E : in STD_LOGIC);
end Regfaux;
architecture Behavioral of Regfaux is
  begin
  process (CLK)
  begin
  IF (CLK'event and CLK='1') then
  IF (E='1') then
  Q<=E;
  end if;
  end if;
  end process;
  end Behavioral;
  
```

